

Concorde
creates structural implementation for given Register Transfer Level
hardware description in System Verilog, Verilog, VHDL, and mixed languages.
This language neutral solution is widely used as front-end for Functional
Simulation, Formal Verification, hardware acceleration/emulation, low
power applications, and mapping to specialized hardware architectures.